I. INTRODUCTION
High mobility Si/SiGe MODFETs have been widely studied for high frequency and low-noise applications.
Similar to their 111-V counterparts, the Si/SiGe MODFETs have a strained channel which enables high mobility and high sheet carrier density. Moreover, the compatibility of Si/SiGe MODFETs with existing Si technology makes them promising candidates for systemon-chip applications. 10Gnm Si/SiGe MODFETs with cut-off frequency, fn of 74GHz and maximum oscillation frequencies, fmm of 158GHz at room temperature, have been successfully demonstrated [I], [2] . However, little work bas been done to optimize such devices for communication applications, bearing in mind that power amplification for wideband communications requires high linearity to minimize the intermodulation distortion.
In this paper, we use numerical simulations to optimize the Si/SiGe MODFET device architecture for high linearity RF applications. The simulations are based on extensive calibrationin respect of a 70nm n-type buried strained Si channel SUSiGe MODFET fabricated by Daimler Chrysler. The linearity bas been found to be sensitive to the doping strategy, the vertical layer structure Si cap layer. The T-shape A O t gate is located with a source-gate distance of L8,=U.Spm while the total drain-source distance is L&=l.Opm. Fig. 1 which shows the 1~4 '~ characteristics demonstrates good ageement between measurements and simulations. The slight discrepancies at high VD can be attributed to self-heating effects which are not included in our simulations High mobility undoped channel MODFETs aiming for the high frequency applications require high sheet camer density and good control of the gate on the channel. However, the achievement of high linearity requires widening of the operating range of the gate control. Therefore, for high linearity applications, aspects of the design which generate high channel mobility can be sacrificed to balance between the high linearity and high speed designs.
In this work, the traditional side doping strategies aiming for high mobility in the mdoped channel are combined with various channel doping scenarios to investigate the impact on linearity. Three different devices with identical layer structures have been studied in this paper. Structure A is the original MODFET used in the calibration pmcess, with double side SiGe doping layers and an undoped channel. Structure B is the MODFET with a reduced side doping above the channel compensated by an equivalent amount of channel doping, Ix1018cm-'.
Structure C is the doped channel FET (DCFET) without side doping and with a channel doping, 6~1 0 '~c m~~. The channel doping is limited in thecentral 5nm ofthe channel.
III. IMPACT O F THE DEVICE GEOMETRY
In the investigation of SUSiGe MODFETs, improving the performance necessitates the optimization of device geometry in order to achieve better quantum confinement and good modulation efficiency, resulting in high density and high mobility of the carriers in the channel. However, the existence of low-mobility parasitic conduction paths in these devices limits the device performance andrangeofoperation. Athighcurrent levels, the camer density in the low mobility slab doping layers above the channel increases, screening further modulation of the channel carrier concentration, which in turn limits the device linearity and also degrades device performance.
The gatetosfiannel distance is the key parameter which affects the gate control on the conduction layers. The decrease of the gate-toshannel separation helps to achieve high transconductance and better RF performance The lateral device design also affects the linearity. The sourcedrain distance in the devices investigated is larger than the physical gate length in order to reduce the gate-tosontact parasitic capacitances, and increase the breakdown voltage. The transconductance is sensitive to the changes of lateral dimensions as they affect the series resistance. The source series resistance changes the shape of the 1 . d~ characteristics and therefore affects the linearity. Fig. 3 shows that although increasing the source-gate separation degrades the transconductance and drive current, it flattens the transconductance characteristics and does help to improve linearity. high gate voltages, which narrows the transconductance peak and reduces the linearity.
Existing work on Ill-V HEMTs bas suggested that the introduction of channel doping improves linearity 131. Transferring this idea into the Si/SiGe MODFETs, we also expect an increased linearity due to the doped channel. Compared with the side doped devices, the carriers in the doped channel devices stay in the channel for large gate voltages, which flattens the transconductance characteristics and improves the linearity, as illustrated in Fig. 4. small-signal equivalent circuit parameters [4] (see Fig. 6 ) between structure A (MODFET, see table I) and structure C (DCFET). It can he seen from the Fig. that in a large operation range, the capacitances of structure C are more linear than that of structure A, which contributes to the high linearity ofdoped channel MODFETs. (DCFET) at YD=I.SV.
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However, figures 4 and 5 show that the drive current Fig. 4 . The comparison of device transconductance and the Peak transconductance of doped channel structure A @, , doped channel MODFETs are much smallerthan that of undoped channel MODFET), structure B (doped channel MODFET) and devices due to the lower mobility within the channel. structure C (DCFET).
Although the doping in the channel provides a high sheet carrier density, the mobility is significantly lower than that Of the undoped channel due to strong ionized impurity scattering. Using a 1-D Poisson solutioq Table I compares the sheet Camer densities, n,, in the channel, drain current, ID, transconductance, &, intrinsic capacitance, C,,+Cgd, and intrinsicfr at Y&.4V. Even with a much loweredg,, the doped channel MODFET achieved relatively high fn (ihinsicf) because of reduced gate capacitance C,+C,. MoDFEn, structure (doped channel performance is improved, as illustrated in Fig. 7 . In the simulations, the drain voltage, V, =1 SV, the mobility and the saturation velocity are assumed to be the same during Fig. 7 and the inset), which is due to poor gate control over the channel and parasitic conduction layers. Considering the expected velocity overshoot in very short channel devices, the RF performance should be improved more than OUT prediction in Fig. 7 
